Design of Low Power and Area Efficient 8 Bit USR Using mGDI Technology
Abstract
Technology is growing at a faster rate after the evolution of VLSI, which mainly focuses on three major criteria-speed, area and power. All these criteria determine the compactness of a product in order to produce an efficient output at a higher rate by consuming less power. To achieve the above-mentioned factors, an efficient 8-bit Universal Shift Register (USR) has been designed using modified Gate Diffusion Input (mGDI) technique. The results have been simulated using the TANNER EDA tool and found to contribute for low power and area.
Metrics
References
Shubham Sarkar, Hijal Chatterjee, Pritam Saha, Manoj Biswas, (2020). 8-Bit ALU design using m-GDI Technique, 2020 4th International Conference on Trends in Electronics and Informatics (ICOEI)(48184), IEEE, India. https://doi.org/10.1109/ICOEI48184.2020.9142881
Radha N., Dagineeshwari R., Devadharshini B., (2020). A Modified Gate Diffusion Input Technique Based Proficient 4 Bit Priority Encoder‖, 2020 International Conference on Inventive Computation Technologies (ICICT), IEEE, India. https://doi.org/10.1109/ICICT48043.2020.9112461
Manikanta D., Malleswara Rao T.,(2019). Design and Analysis of D- Flip Flop Based Shift Registers using GDI Technique, Journal of Science and Technology, 4(6), 1-7.
Saravanan S.V., Sivakumar S. A. & Sasipriya S., (2017). Design of Low Power Flip Flop Based on Modified GDI Primitive Cells and Its Implementation in Sequential Circuits,International Journal of Advances in Computer and Electronics Engineering, 2(5), 22 – 32 .
Sivakumar S.A., Sowmya R., (2016). Design of low power Universal Shift Register Using Pipe Logic flip flops, International Journal of Advanced Research in Computer and Communication Engineering, 5(5), 55-59. http://dx.doi.org/10.17148/IJARCCE.2016.5516
Ziabakhsh S., & Zoghi M., (2009). Design of a Low-Power High- Speed TFlipFlop Using the Gate-Diffusion Input Technique, 17th Telecommunications forum TELFOR, 1470- 1473.
Keerthi Priya B., ManojKumar R., (2015). A Novel Low Power Vedic Multiplier using Modified GDI Technique in 45nm Technology, International Journal of Innovative Research in Computer and Communication Engineering, 3(11), 11721.
N. Radha & M. Maheswari, (2018). An Efficient Implementation of BCD to Seven Segment Decoder using MGDI, 2018 2nd International Conference on I-SMAC (IoT in Social, Mobile, Analytics and Cloud) (I-SMAC)I-SMAC (IoT in Social, Mobile, Analytics and Cloud) (I-SMAC), 2018 2nd International Conference on, IEEE, India. https://doi.org/10.1109/I-SMAC.2018.8653674
Krishnendu Dhar, (2014). Design of a High Speed, Low Power Synchronously Clocked NOR-based JK Flip-Flop using Modified GDI Technique in 45nm Technology, 2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI), IEEE, India. https://doi.org/10.1109/ICACCI.2014.6968212
Morgenshtein A., Fish A., Wagner I.A., (2002). Gate diffusion input (GDI)-a power- efficient method for digital combinatorial circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10(5), 566 – 581. https://doi.org/10.1109/TVLSI.2002.801578
Chetempally Sridhar Goud, Srinivasulu K., Shiva Kumar M., (2017). Design of a Low Power Area Efficient ALU Using Modified GDI Multiplexer, International Journal of & Magazine of Engineering, Teachnology, Management and Research, 4(2), 610-617.
Swetha S., (2016). Design of Low Power and Area Efficient Full Adder using Modified Gate Diffusion Input, International Journal of Computer Applications, 145(8), 45-47. https://doi.org/10.5120/ijca2016910778
Morgenshtein A., Fish A., Wagner I.A, Gate-diffusion input (GDI) - a technique for low power design of digital circuits: analysis and characterization, 2002 IEEE International Symposium on Circuits and Systems, IEEE, https://doi.org/10.1109/ISCAS.2002.1009881
Copyright (c) 2021 Dharani K.G.
This work is licensed under a Creative Commons Attribution 4.0 International License.
Views: Abstract : 80 | PDF : 52
Plum Analytics
.png){kind=logo}
.png)
.png)
.png)
